Suivre
Patrice Quinton
Patrice Quinton
Professeur émérite en informatique, ENS Rennes, IRISA
Adresse e-mail validée de ens-rennes.fr
Titre
Citée par
Citée par
Année
Automatic synthesis of systolic arrays from uniform recurrent equations
P Quinton
ACM SIGARCH Computer architecture news 12 (3), 208-214, 1984
5351984
The mapping of linear recurrence equations on regular arrays
P Quinton, V Van Dongen
Journal of VLSI signal processing systems for signal, image and video …, 1989
3281989
The systematic design of systolic arrays
P Quinton
INRIA, 1983
311*1983
Systolic algorithms & architectures
P Quinton, Y Robert
(No Title), 1991
2041991
Parallel algorithms and architectures
M Cosnard, D Trystram
Thomson Learning, 1994
2001994
The ALPHA language and its use for the design of systolic arrays
H Le Verge, C Mauras, P Quinton
Journal of VLSI signal processing systems for signal, image and video …, 1991
1431991
Algorithmes et architectures systoliques
P Quinton, Y Robert
Masson, 1989
1291989
Uniformization of linear recurrence equations: a step toward the automatic synthesis of systolic arrays
V Van Dongen, P Quinton
Proceedings. International Conference on Systolic Arrays, 473,474,475,476 …, 1988
1241988
Synthesizing systolic arrays using DIASTOL
P Gachet, B Joinnault, P Quinton
International workshop on systolic arrays, 25-36, 1986
861986
Scheduling affine parameterized recurrences by means of
C Mauras, P Quinton, S Rajopadhye, Y Saouter
[1990] Proceedings of the International Conference on Application Specific …, 1990
741990
ompVerify: polyhedral analysis for the OpenMP programmer
V Basupalli, T Yuki, S Rajopadhye, A Morvan, S Derrien, P Quinton, ...
OpenMP in the Petascale Era: 7th International Workshop on OpenMP, IWOMP …, 2011
672011
Computability of recurrence equations
Y Saouter, P Quinton
Theoretical Computer Science 116 (2), 317-337, 1993
671993
Mapping recurrences on parallel architectures
P Quinton
Proc. of Int. Conf on Supercomputing ICS 88, 1-8, 1988
581988
Polyhedral bubble insertion: A method to improve nested loop pipelining for high-level synthesis
A Morvan, S Derrien, P Quinton
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2013
552013
Extension of Chernikova's algorithm for solving general mixed linear programming problems
F Fernandez, P Quinton
INRIA, 1988
531988
A theorem-prover for a decidable subset of default logic
P Besnard, R Quiniou, P Quinton
Proceedings of the Third AAAI Conference on Artificial Intelligence, 27-30, 1983
491983
Parallelizing HMMER for hardware acceleration on FPGAs
S Derrien, P Quinton
2007 IEEE International Conf. on Application-specific Systems, Architectures …, 2007
402007
Systolic Gaussian elimination over GF (p) with partial pivoting
B Hochet, P Quinton, Y Robert
IEEE Transactions on Computers 38 (9), 1321-1324, 1989
401989
Hardware synthesis for multi-dimensional time
AC Guillou, P Quinton, T Risset
Proceedings IEEE International Conference on Application-Specific Systems …, 2003
382003
On manipulating Z-polyhedra using a canonical representation
P Quinton, S Rajopadhye, T Risset
Parallel Processing Letters 7 (02), 181-194, 1997
381997
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20