Kevin J. M. Martin
Kevin J. M. Martin
Adresse e-mail validée de - Page d'accueil
Citée par
Citée par
GeCoS: A framework for prototyping custom hardware design flows
A Floc'h, T Yuki, A El-Moussawi, A Morvan, K Martin, M Naullet, M Alle, ...
Source Code Analysis and Manipulation (SCAM), 2013 IEEE 13th International …, 2013
Constraint programming approach to reconfigurable processor extension generation and application compilation
K Martin, C Wolinski, K Kuchcinski, A Floch, F Charot
ACM transactions on Reconfigurable Technology and Systems (TRETS) 5 (2), 1-38, 2012
Constraint-driven instructions selection and application scheduling in the DURASE system
K Martin, C Wolinski, K Kuchcinski, A Floch, F Charot
2009 20th IEEE International Conference on Application-specific Systems …, 2009
Constraint-Driven Identification of Application Specific Instructions in the DURASE System
K Martin, C Wolinski, K Kuchcinski, A Floch, F Charot
Embedded Computer Systems: Architectures, Modeling, and Simulation, 194-203, 2009
Notifying memories: a case-study on data-flow applications with NoC interfaces implementation
KJM Martin, M Rizk, MJ Sepulveda, JP Diguet
Proceedings of the 53rd Annual Design Automation Conference, 35, 2016
A 142MOPS/mW integrated programmable array accelerator for smart visual processing
S Das, D Rossi, KJM Martin, P Coussy, L Benini
Circuits and Systems (ISCAS), 2017 IEEE International Symposium on, 1-4, 2017
A Scalable Design Approach to Efficiently Map Applications on CGRAs
S Das, T Peyret, K Martin, G Corre, M Thevenin, P Coussy
VLSI (ISVLSI), 2016 IEEE Computer Society Annual Symposium on, 655-660, 2016
Move based algorithm for runtime mapping of dataflow actors on heterogeneous MPSoCs
TD Ngo, KJM Martin, JP Diguet
Journal of Signal Processing Systems, 1-18, 2015
An automated design approach to map applications on CGRAs
T Peyret, G Corre, M Thevenin, K Martin, P Coussy
Proceedings of the 24th edition of the great lakes symposium on VLSI, 229-230, 2014
Broadcast-and Power-Aware Wireless NoC for Barrier Synchronization in Parallel Computing
HK Mondal, RC Cataldo, CAM Marcon, K Martin, S Deb, JP Diguet
2018 31st IEEE International System-on-Chip Conference (SOCC), 1-6, 2018
A Heterogeneous Cluster with Reconfigurable Accelerator for Energy Efficient Near-Sensor Data Analytics
S Das, KJM Martin, P Coussy, D Rossi
2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018
Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures
S Das, KJM Martin, P Coussy, D Rossi, L Benini
2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 127-132, 2017
Efficient application mapping on CGRAs based on backward simultaneous scheduling/binding and dynamic graph transformations
T Peyret, G Corre, M Thevenin, K Martin, P Coussy
2014 IEEE 25th International Conference on Application-Specific Systems …, 2014
Communication-model based embedded mapping of dataflow actors on heterogeneous MPSoC
TD Ngo, D Sepulveda, KJM Martin, JP Diguet
Proceedings of the 2014 Conference on Design and Architectures for Signal …, 2014
Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications
R Cataldo, R Fernandes, KJM Martin, J Sepulveda, A Susin, C Marcon, ...
Proceedings of the 55th Annual Design Automation Conference, 83, 2018
An Energy-Efficient Integrated Programmable Array Accelerator and Compilation flow for Near-Sensor Ultra-low Power Processing
S Das, KJM Martin, D Rossi, P Coussy, L Benini
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018
GeCoS: Generic compiler suite
S Derrien, D Ménard, K Martin, A Floch, A Morvan, A Pasha, P Quinton, ...
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE
R Prasad, S Das, KJM Martin, G Tagliavini, P Coussy, L Benini, D Rossi
2020 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2020
Graph constraints in embedded system design
C Wolinski, K Kuchcinski, K Martin, A Floch, E Raffin, F Charot
Workshop on Combinatorial Optimization for Embedded System Design (COESD) 54, 2010
How Constrains Programming Can Help You in the Generation of Optimized Application Specific Reconfigurable Processor Extensions.
C Wolinski, K Kuchcinski, K Martin, E Raffin, F Charot
ERSA, 29-42, 2009
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20