Soha Hassoun
Soha Hassoun
Professor & Past Chair. Department of Computer Science, Tufts University
Adresse e-mail validée de cs.tufts.edu - Page d'accueil
Titre
Citée par
Citée par
Année
A 200-MHz 64-b dual-issue CMOS microprocessor
DW Dobberpuhl, RT Witek, R Allmon, R Anglin, D Bertucci, S Britton, ...
IEEE Journal of Solid-State Circuits 27 (11), 1555-1567, 1992
6411992
Logic synthesis and verification
S Hassoun, T Sasao
Springer Science & Business Media, 2012
2072012
Architecture of a message-driven processor
WJ Dally, L Chao, A Chien, S Hassoun, W Horwat, J Kaplan, P Song, ...
25 years of the international symposia on Computer architecture (selected …, 1998
1941998
Power delivery design for 3-D ICs using different through-silicon via (TSV) technologies
NH Khan, SM Alam, S Hassoun
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (4), 647-658, 2010
1422010
Gate sizing: FinFETs vs 32nm bulk MOSFETs
B Swahn, S Hassoun
Proceedings of the 43rd annual Design Automation Conference, 528-531, 2006
1152006
Robust SAT-based search algorithm for leakage power reduction
FA Aloul, S Hassoun, KA Sakallah, D Blaauw
International Workshop on Power and Timing Modeling, Optimization and …, 2002
972002
Optimal buffered routing path constructions for single and multiple clock domain systems
S Hassoun, CJ Alpert, M Thiagarajan
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …, 2002
77*2002
Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design
BD Gaynor, S Hassoun
IEEE Transactions on Electron Devices 61 (8), 2738-2744, 2014
742014
Architectural retiming: pipelining latency-constrained circuits
S Hassoun, C Ebeling
Proceedings of the 33rd annual Design Automation Conference, 708-713, 1996
731996
Optimal path routing in single-and multiple-clock domain systems
S Hassoun, CJ Alpert
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2003
70*2003
System-level comparison of power delivery design for 2D and 3D ICs
NH Khan, SM Alam, S Hassoun
2009 IEEE International Conference on 3D System Integration, 1-7, 2009
592009
Electro-thermal analysis of multi-fin devices
B Swahn, S Hassoun
IEEE transactions on very large scale integration (VLSI) systems 16 (7), 816-829, 2008
562008
Evolving soft robotic locomotion in PhysX
J Rieffel, F Saunders, S Nadimpalli, H Zhou, S Hassoun, J Rife, B Trimmer
Proceedings of the 11th annual conference companion on genetic and …, 2009
512009
A transaction-based unified simulation/emulation architecture for functional verification
M Kudlugi, S Hassoun, C Selvidge, D Pryor
Proceedings of the 38th annual Design Automation Conference, 623-628, 2001
502001
Longitudinal analysis of the intestinal microbiota in persistently stunted young children in South India
DM Dinh, B Ramadass, D Kattula, R Sarkar, P Braunstein, A Tai, ...
PLoS One 11 (5), e0155405, 2016
462016
Through-silicon via (TSV)-induced noise characterization and noise mitigation using coaxial TSVs
NH Khan, SM Alam, S Hassoun
2009 IEEE International Conference on 3D System Integration, 1-7, 2009
462009
Probabilistic pathway construction
M Yousofshahi, K Lee, S Hassoun
Metabolic engineering 13 (4), 435-444, 2011
432011
Circuit having hardware threading
SMN Hassoun, BG Swahn
US Patent 7,797,647, 2010
382010
Circuit having hardware threading
SMN Hassoun, BG Swahn
US Patent 7,797,647, 2010
382010
The chaos router chip: design and implementation of an adaptive router.
K Bolding, SCS Cheung, SE Choi, C Ebeling, S Hassoun, TA Ngo, R Wille
VLSI, 311-320, 1993
361993
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20