Cassé Hugues
Cassé Hugues
IRIT - University of Toulouse
Adresse e-mail validée de irit.fr
Titre
Citée par
Citée par
Année
OTAWA: an open toolbox for adaptive WCET analysis
C Ballabriga, H Cassé, C Rochange, P Sainrat
IFIP International Workshop on Software Technolgies for Embedded and …, 2010
2002010
Merasa: Multicore execution of hard real-time applications supporting analyzability
T Ungerer, F Cazorla, P Sainrat, G Bernat, Z Petrov, C Rochange, ...
IEEE Micro 30 (5), 66-75, 2010
1872010
Papabench: a free real-time benchmark
F Nemer, H Cassé, P Sainrat, JP Bahsoun, M De Michiel
6th International Workshop on Worst-Case Execution Time Analysis (WCET'06), 2006
1572006
Static loop bound analysis of C programs based on flow analysis and abstract interpretation
M De Michiel, A Bonenfant, H Cassé, P Sainrat
2008 14th IEEE International Conference on Embedded and Real-Time Computing …, 2008
692008
parMERASA--multi-core execution of parallelised hard real-time applications supporting analysability
T Ungerer, C Bradatsch, M Gerdes, F Kluge, R Jahr, J Mische, ...
2013 Euromicro Conference on Digital System Design, 363-370, 2013
642013
OTAWA, a framework for experimenting WCET computations
H Cassé, P Sainrat
552006
Improving the first-miss computation in set-associative instruction caches
C Ballabriga, H Casse
2008 Euromicro Conference on Real-Time Systems, 341-350, 2008
542008
Deterministic execution model on COTS hardware
F Boniol, H Cassé, E Noulard, C Pagetti
International Conference on Architecture of Computing Systems, 98-110, 2012
512012
RTOS support for parallel execution of hard real-time applications on the MERASA multi-core processor
J Wolf, M Gerdes, F Kluge, S Uhrig, J Mische, S Metzlaff, C Rochange, ...
2010 13th IEEE International Symposium on Object/Component/Service-Oriented …, 2010
372010
Accurate analysis of memory latencies for WCET estimation
R Bourgade, C Ballabriga, H Cassé, C Rochange, P Sainrat
302008
WCET tool challenge 2011: Report
R Von Hanxleden, N Holsti, B Lisper, E Ploedereder, R Wilhelm, ...
Procs 11th Int Workshop on Worst-Case Execution Time (WCET) Analysis, 2011
282011
A versatile generator of instruction set simulators and disassemblers
T Ratsiambahotra, H Cassé, P Sainrat
2009 International Symposium on Performance Evaluation of Computer …, 2009
202009
An improved approach for set-associative instruction cache partial analysis
C Ballabriga, H Cassé, P Sainrat
Proceedings of the 2008 ACM symposium on Applied computing, 360-367, 2008
152008
A design flow for critical embedded systems
V Lefftz, J Bertrand, H Casse, C Clienti, P Coussy, L Maillet-Contoz, ...
International Symposium on Industrial Embedded System (SIES), 229-233, 2010
142010
Parallelizing industrial hard real-time applications for the parMERASA multicore
T Ungerer, C Bradatsch, M Frieb, F Kluge, J Mische, A Stegmeier, R Jahr, ...
ACM Transactions on Embedded Computing Systems (TECS) 15 (3), 1-27, 2016
132016
FFX: a portable WCET annotation language
A Bonenfant, H Cassé, M De Michiel, J Knoop, L Kovács, J Zwirchmayr
Proceedings of the 20th International Conference on Real-Time and Network …, 2012
132012
Inter-task WCET computation for a-way instruction caches
F Nemer, H Cassé, P Sainrat, JP Bahsoun
2008 International Symposium on Industrial Embedded Systems, 169-176, 2008
132008
Using smt solving for the lookup of infeasible paths in binary programs
J Ruiz, H Cassé
OASICs, Dagstuhl Publishing, 2015
122015
OTAWA, Open Tool for Adaptative WCET Analysis
H Cassé, C Rochange
Design, Automation and Test in Europe (Poster session” University Booth …, 2007
122007
Multi-architecture value analysis for machine code
H Cassé, F Birée, P Sainrat
102013
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20