Salvatore Pontarelli

Citée par

	Toutes	Depuis 2016
Citations	2203	1380
indice h	26	20
indice i10	67	48

320

160

240

20032004200520062007200820092010201120122013201420152016201720182019202020219 10 15 47 42 41 57 56 45 75 109 137 137 206 257 247 291 320 56

Coauteurs

Marco OttaviProfessor, University of Rome Tor VergataAdresse e-mail validée de ing.uniroma2.it
Pedro ReviriegoUniversidad Carlos III de MadridAdresse e-mail validée de it.uc3m.es
giuseppe bianchiUniversità di Roma Tor VergataAdresse e-mail validée de uniroma2.it
marco bonolaconsorzio nazionale interuniversitario per le telecomunicazioniAdresse e-mail validée de uniroma2.it
Roberto BifulcoNEC Laboratories EuropeAdresse e-mail validée de neclab.eu
Valerio BruschiPhD student, Università di Roma Tor Vergata/CNITAdresse e-mail validée de uniroma2.it
Dario RossiTelecom ParisTech & Ecole PolytechniqueAdresse e-mail validée de enst.fr
Leonardo LinguaglossaAssociate Professor, Telecom ParisAdresse e-mail validée de telecom-paristech.fr
Davide SanvitoPolitecnico di MilanoAdresse e-mail validée de polimi.it
Dhiraj K PradhanProfessor of Computer Science, University of BristolAdresse e-mail validée de cs.bris.ac.uk
Antonino PietropaoloENEAAdresse e-mail validée de enea.it
Michael MitzenmacherProfessor of Computer Science, Harvard UniversityAdresse e-mail validée de eecs.harvard.edu
Marco Spaziani BrunellaPhD Student, University of Rome Tor VergataAdresse e-mail validée de uniroma2.it
Giuseppe SiracusanoNEC Laboratories EuropeAdresse e-mail validée de neclab.eu
Giacomo BelocchiUniversity of Rome 'Tor Vergata'Adresse e-mail validée de uniroma2.it
Angelo TulumelloResearcher, CNIT/University of Rome Tor VergataAdresse e-mail validée de cnit.it
Sanjukta BhanjaUniversity of South FloridaAdresse e-mail validée de usf.edu
Anees UllahSir Syed CASE Institute of Technology, IslamabadAdresse e-mail validée de case.edu.pk
Luca PetrucciUniversità di Roma Tor Vergata/CNITAdresse e-mail validée de cnit.it
Chris BleakleySchool of Computer Science, University College DublinAdresse e-mail validée de ucd.ie

Salvatore Pontarelli

Computer Science - Sapienza

Adresse e-mail validée de uniroma1.it - Page d'accueil

Fault tolerance computer networks networking


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
A new hardware/software platform and a new 1/E neutron source for soft error studies: Testing FPGAs at the ISIS facility M Violante, L Sterpone, A Manuzzato, S Gerardin, P Rech, M Bagatin, ... Nuclear Science, IEEE Transactions on 54 (4), 1184-1189, 2007	103	2007
Totally fault tolerant RNS based FIR filters S Pontarelli, GC Cardarilli, M Re, A Salsano 2008 14th IEEE International On-Line Testing Symposium, 192-194, 2008	87	2008
Design of a fault tolerant solid state mass memory GC Cardarilli, A Leandri, P Marinucci, M Ottavi, S Pontarelli, M Re, ... IEEE Transactions on Reliability 52 (4), 476-491, 2003	77	2003
Traffic-aware design of a high-speed FPGA network intrusion detection system S Pontarelli, G Bianchi, S Teofili IEEE Transactions on Computers 62 (11), 2322-2334, 2012	62	2012
QCA circuits for robust coplanar crossing S Bhanja, M Ottavi, F Lombardi, S Pontarelli Journal of Electronic Testing 23 (2), 193-210, 2007	62	2007
Fault tolerant solid state mass memory for space applications GC Cardarilli, M Ottavi, S Pontarelli, M Re, A Salsano IEEE Transactions on Aerospace and Electronic Systems 41 (4), 1353-1372, 2005	62	2005
Flowblaze: Stateful packet processing in hardware S Pontarelli, R Bifulco, M Bonola, C Cascone, M Spaziani, V Bruschi, ... 16th {USENIX} Symposium on Networked Systems Design and Implementation …, 2019	52	2019
Area efficient concurrent error detection and correction for parallel filters P Reviriego, S Pontarelli, CJ Bleakley, JA Maestro Electronics letters 48 (20), 1258-1260, 2012	49	2012
A method to construct low delay single error correction codes for protecting data bits only P Reviriego, S Pontarelli, JA Maestro, M Ottavi IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2013	48	2013
Bit flip injection in processor-based architectures: a case study GC Cardarilli, F Kaddour, A Leandri, M Ottavi, S Pontarelli, R Velazco Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW …, 2002	48	2002
High-speed software data plane via vectorized packet processing D Barach, L Linguaglossa, D Marion, P Pfister, S Pontarelli, D Rossi IEEE Communications Magazine 56 (12), 97-103, 2018	47*	2018
Open Packet Processor: a programmable architecture for wire speed platform-independent stateful in-network processing G Bianchi, M Bonola, S Pontarelli, D Sanvito, A Capone, C Cascone arXiv preprint arXiv:1605.01977, 2016	45	2016
MCU tolerance in SRAMs through low-redundancy triple adjacent error correction LJ Saiz-Adalid, P Reviriego, P Gil, S Pontarelli, JA Maestro IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10 …, 2014	45	2014
Partially reversible pipelined QCA circuits: combining low power with high throughput M Ottavi, S Pontarelli, EP DeBenedictis, A Salsano, S Frost-Murphy, ... IEEE transactions on nanotechnology 10 (6), 1383-1393, 2011	40	2011
Complementary resistive switch-based arithmetic logic implementations using material implication Y Yang, J Mathew, S Pontarelli, M Ottavi, DK Pradhan IEEE Transactions on nanotechnology 15 (1), 94-108, 2015	37	2015
Concurrent error detection in Reed–Solomon encoders and decoders GC Cardarilli, S Pontarelli, M Re, A Salsano IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (7), 842-846, 2007	36	2007
Survey of performance acceleration techniques for network function virtualization L Linguaglossa, S Lange, S Pontarelli, G Rétvári, D Rossi, T Zinner, ... Proceedings of the IEEE 107 (4), 746-764, 2019	35	2019
Error detection and correction in content addressable memories by using bloom filters S Pontarelli, M Ottavi IEEE Transactions on Computers 62 (6), 1111-1126, 2012	35	2012
Novel designs for thermally robust coplanar crossing in QCA S Bhanja, M Ottavi, F Lombardi, S Pontarelli Proceedings of the Design Automation & Test in Europe Conference 1, 6 pp., 2006	34	2006
Design of a QCA memory with parallel read/serial write M Ottavi, V Vankamamidi, F Lombardi, S Pontarelli, A Salsano IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design …, 2005	34	2005

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Importer un PDF

Suivre les mises à jour de cet auteur

Citée par

Coauteurs