Suivre
Johnathan Alsop
Johnathan Alsop
AMD Research
Adresse e-mail validée de illinois.edu
Titre
Citée par
Citée par
Année
Stash: Have your scratchpad and cache it too
R Komuravelli, MD Sinclair, J Alsop, M Kotsifakou, P Srivastava, SV Adve, ...
Proceedings of the 42nd Annual International Symposium on Computer …, 2015
992015
Efficient GPU synchronization without scopes: Saying no to complex consistency models
MD Sinclair, J Alsop, SV Adve
Proceedings of the 48th International Symposium on Microarchitecture, 647-659, 2015
812015
Spandex: A flexible interface for efficient heterogeneous coherence
J Alsop, M Sinclair, S Adve
2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture …, 2018
542018
Lazy release consistency for GPUs
J Alsop, MS Orr, BM Beckmann, DA Wood
2016 49th Annual IEEE/ACM International Symposium on Microarchitecture …, 2016
502016
Chasing away rats: Semantics and evaluation for relaxed atomics on heterogeneous systems
MD Sinclair, J Alsop, SV Adve
Proceedings of the 44th Annual International Symposium on Computer …, 2017
492017
HeteroSync: A benchmark suite for fine-grained synchronization on tightly coupled GPUs
MD Sinclair, J Alsop, SV Adve
2017 IEEE International Symposium on Workload Characterization (IISWC), 239-249, 2017
282017
Inter-kernel reuse-aware thread block scheduling
M Huzaifa, J Alsop, A Mahmoud, G Salvador, MD Sinclair, SV Adve
ACM Transactions on Architecture and Code Optimization (TACO) 17 (3), 1-27, 2020
192020
Specializing coherence, consistency, and push/pull for gpu graph analytics
G Salvador, WH Darvin, M Huzaifa, J Alsop, MD Sinclair, SV Adve
2020 IEEE International Symposium on Performance Analysis of Systems and …, 2020
102020
Optimizing GPU cache policies for MI workloads
J Alsop, MD Sinclair, S Bharadwaj, A Dutu, A Gutierrez, O Kayiran, ...
2019 IEEE International Symposium on Workload Characterization (IISWC), 243-248, 2019
102019
GSI: A GPU stall inspector to characterize the sources of memory stalls for tightly coupled GPUs
J Alsop, MD Sinclair, R Komuravelli, SV Adve
2016 IEEE International Symposium on Performance Analysis of Systems and …, 2016
92016
Dynamic multi-bank memory command coalescing
J Alsop, SD Aga
US Patent 11,681,465, 2023
22023
A Research Retrospective on AMD's Exascale Computing Journey
GH Loh, MJ Schulte, M Ignatowski, V Adhinarayanan, S Aga, D Aguren, ...
Proceedings of the 50th Annual International Symposium on Computer …, 2023
12023
Enforcing data placement requirements via address bit swapping
J Alsop, AGA Shaizeen
US Patent App. 17/218,994, 2022
12022
Memory access commands with near-memory address generation
AGA Shaizeen, N Jayasena, J Alsop
US Patent 11,216,373, 2022
12022
COMMUNICATION REDUCTION TECHNIQUES FOR PARALLEL COMPUTING
LS White, J Alsop, G Dasika
US Patent App. 17/958,058, 2024
2024
Enabling accelerated processing units to perform dataflow execution
JR Alsop, KR Sangaiah, AT Gutierrez
US Patent 11,947,487, 2024
2024
Bank-Level Parallelism for Processing in Memory
M Islam, SD Aga, JR Alsop, MAAEM Ibrahim, NS Jayasena
US Patent App. 17/953,723, 2024
2024
Scheduling Processing-in-Memory Requests and Memory Requests
N Madan, JR Alsop, A Dutu, M Islam, Y Eckert, NS Jayasena
US Patent App. 17/954,784, 2024
2024
Reduction of Parallel Memory Operation Messages
JR Alsop, SD Aga, MAAEM Ibrahim
US Patent App. 17/954,671, 2024
2024
Filtered Responses of Memory Operation Messages
JR Alsop, SD Aga, MAAEM Ibrahim
US Patent App. 17/954,748, 2024
2024
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20