Fakhreddine GHAFFARI
Fakhreddine GHAFFARI
Associate Professor at CY Cergy Paris University , ETIS Lab - UMR8051, UCP, ENSEA, CNRS
Adresse e-mail validée de ensea.fr
Citée par
Citée par
FPGA design of high throughput LDPC decoder based on imprecise offset min-sum decoding
T Nguyen-Ly, K Le, F Ghaffari, A Amaricai, O Boncalo, V Savin, ...
2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), 1-4, 2015
An embedded implementation based on adaptive filter bank for brain-computer interface systems
K Belwafi, O Romain, S Gannouni, F Ghaffari, R Djemal, B Ouni
Journal of Neuroscience Methods, 2018
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders
OB Thien Truong Nguyen-Ly, Valentin Savin, Khoa Le, David Declercq ...
IEEE Transactions on on Very Large Scale Integration (VLSI) Systems, 2017
Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-Flipping
K Le, F Ghaffari, D Declercq, B Vasić
IEEE Transactions on Circuits and Systems I: Regular Papers 64 (4), 906-917, 2017
A Hardware/Software Prototype of EEG-based BCI System for Home Device Control
K Belwafi, F Ghaffari, R Djemal, O Romain
Journal of Signal Processing Systems, 2016
Efficient Realization Of Probabilistic Gradient Descent Bit Flipping Decoders
K Le, D Declercq, F Ghaffari, C Spagnol, E Popovici, P Ivanis, B Vasic
An adaptive EEG filtering approach to maximize the classification accuracy in motor imagery
K Belwafi, R Djemal, F Ghaffari, O Romain
2014 IEEE Symposium on Computational Intelligence, Cognitive Algorithms …, 2014
Non-surjective finite alphabet iterative decoders
TT Nguyen-Ly, K Le, V Savin, D Declercq, F Ghaffari, O Boncalo
2016 IEEE International Conference on Communications (ICC), 1-6, 2016
Variable-node-shift based architecture for probabilistic gradient descent bit flipping on QC-LDPC codes
K Le, D Declercq, F Ghaffari, L Kessal, O Boncalo, V Savin
IEEE Transactions on Circuits and Systems I: Regular Papers 65 (7), 2183-2195, 2017
Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders
B Unal, A Akoglu, F Ghaffari, B Vasic
IEEE Transactions on Circuits and Systems I: Regular Papers, PP, 2018
Error rate estimation of a design implemented in an FPGA based on the operating conditions
MA Kacou, F Ghaffari, O Romain, B Condamin
2017 IEEE East-West Design & Test Symposium (EWDTS), 1-7, 2017
Noise-aided gradient descent bit-flipping decoders approaching maximum likelihood decoding
D Declercq, C Winstead, B Vasic, F Ghaffari, P Ivanis, E Boutillon
2016 9th International Symposium on Turbo Codes and Iterative Information …, 2016
Dynamic and on-line design space exploration for reconfigurable architectures
F Ghaffari, M Auguin, M Abid, MB Jemaa
Transactions on High-Performance Embedded Architectures and Compilers I, 179-193, 2007
A novel high-throughput, low-complexity bit-flipping decoder for LDPC codes
K Le, F Ghaffari, D Declercq, B Vasic, C Winstead
2017 International Conference on Advanced Technologies for Communications …, 2017
Radiation Effects on Integrated Circuits and Systems for Space Applications
R Velazco, D McMorrow, J Estela
Springer, 2019
Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration
F Ghaffari, F Sahraoui, MEA Benkhelifa, B Granado, MA Kacou, O Romain
2014 26th International Conference on Microelectronics (ICM), 144-147, 2014
An embedded implementation of home devices control system based on brain computer interface
B Kais, F Ghaffari, O Romain, R Djemal
2014 26th International Conference on Microelectronics (ICM), 140-143, 2014
Context-aware resources placement for SRAM-based FPGA to minimize checkpoint/recovery overhead
S Fouad, F Ghaffari, MEA Benkhelifa, B Granado
2014 International Conference on ReConFigurable Computing and FPGAs …, 2014
Worst Frame Backlog Estimation in an Avionics Full-DupleX Switched Ethernet End-System
Y Baga, F Ghaffari, E Zante, M Nahmiyace, D Declercq
2016 IEEE/AIAA 35th Digital Avionics Systems Conference (DASC), At …, 2016
Embedded implementation of brain computer interface using FPGA
M Aravind, SS Babu
2016 International Conference on Emerging Technological Trends (ICETT), 1-5, 2016
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20