Georgios Zacharopoulos
Georgios Zacharopoulos
Senior Researcher, Huawei Zurich Research Center
Adresse e-mail validée de - Page d'accueil
Citée par
Citée par
Multiversioned decoupled access-execute: The key to energy-efficient compilation of general-purpose programs
K Koukos, P Ekemark, G Zacharopoulos, V Spiliopoulos, S Kaxiras, ...
Proceedings of the 25th International Conference on Compiler Construction …, 2016
Machine learning approach for loop unrolling factor prediction in high level synthesis
G Zacharopoulos, A Barbon, G Ansaloni, L Pozzi
2018 International Conference on High Performance Computing & Simulation …, 2018
RegionSeeker: Automatically identifying and selecting accelerators from application source code
G Zacharopoulos, L Ferretti, E Giaquinta, G Ansaloni, L Pozzi
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2018
Compiler-assisted selection of hardware acceleration candidates from application source code
G Zacharopoulos, L Ferretti, G Ansaloni, G Di Guglielmo, L Carloni, ...
2019 IEEE 37th International Conference on Computer Design (ICCD), 129-137, 2019
Graph Neural Networks for High-Level Synthesis Design Space Exploration
L Ferretti, A Cini, G Zacharopoulos, C Alippi, L Pozzi
ACM Transactions on Design Automation of Electronic Systems, 2022
Trireme: Exploration of Hierarchical Multi-Level Parallelism for Hardware Acceleration
G Zacharopoulos, A Ejjeh, Y Jing, EY Yang, T Jia, I Brumar, J Intan, ...
ACM Transactions on Embedded Computing Systems, 2023
Early DSE and Automatic Generation of Coarse Grained Merged Accelerators
I Brumar, G Zacharopoulos, Y Yao, S Rama, GY Wei, D Brooks
ACM Transactions on Embedded Computing Systems, 2022
ClrFreqCFGPrinter: A Tool for Frequency Annotated Control Flow Graph Generation
G Zacharopoulos, L Pozzi
European LLVM Developers Meeting 2017, 2017
A graph deep learning framework for high-level synthesis design space exploration
L Ferretti, A Cini, G Zacharopoulos, C Alippi, L Pozzi
arXiv preprint arXiv:2111.14767, 2021
Employing hardware transactional memory in prefetching for energy efficiency
G Zacharopoulos
Compiler analysis for hardware/software co-design and optimization
G Zacharopoulos
Data Reuse Analysis for Automated Synthesis of Custom Instructions in Sliding Window Applications
G Zacharopoulos, G Ansaloni, L Pozzi
HiPEAC IMPACT 2017 Seventh International Workshop on Polyhedral Compilation …, 2017
ReDSEa: Automated Acceleration of Triangular Solver on Supercloud Heterogeneous Systems
G Zacharopoulos, I Bournias, V Vlacic, L Cavigelli
EEE/ACM/EDAC Design Automation Conference (DAC) SSH-SoC Workshop, 2023
Supercloud Design Challenges
G Zacharopoulos
HiPEAC info #68, 2023
Could you use some help selecting your PhD topic?
G Zacharopoulos, I Mantas, V Triglianos
HiPEAC CSW Heraklion 2018, 2018
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–15