Tarun Vatwani
Titre
Citée par
Citée par
Année
Achieving efficient QR factorization by algorithm-architecture co-design of householder transformation
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan
2016 29th International Conference on VLSI Design and 2016 15th …, 2016
102016
Efficient realization of householder transform through algorithm-architecture co-design for acceleration of qr factorization
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan
IEEE Transactions on Parallel and Distributed Systems 29 (8), 1707-1720, 2018
82018
Achieving efficient realization of kalman filter on cgra through algorithm-architecture co-design
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan
International Symposium on Applied Reconfigurable Computing, 119-131, 2018
32018
Domain Wall Motion-Based Dual-Threshold Activation Unit for Low-Power Classification of Non-Linearly Separable Functions
S Deb, T Vatwani, A Chattopadhyay, A Basu, X Fong
IEEE Transactions on Biomedical Circuits and Systems 12 (6), 1410-1421, 2018
22018
Floating point multiplication mapping on reram based in-memory computing architecture
T Vatwani, A Dutt, D Bhattacharjee, A Chattopadhyay
2018 31st International Conference on VLSI Design and 2018 17th …, 2018
22018
Accelerating BLAS on custom architecture through algorithm-architecture co-design
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan
arXiv preprint arXiv:1610.06385, 2016
22016
A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...
2019 32nd International Conference on VLSI Design and 2019 18th …, 2019
12019
Applying modified householder transform to kalman filter
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...
2019 32nd International Conference on VLSI Design and 2019 18th …, 2019
12019
Domain wall motion-based xor-like activation unit with A programmable threshold
S Deb, T Vatwani, A Chattopadhyay, A Basu, X Fong
2018 International Joint Conference on Neural Networks (IJCNN), 1-8, 2018
12018
Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization
F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...
arXiv preprint arXiv:1803.05320, 2018
12018
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–10