| In-datacenter performance analysis of a tensor processing unit NP Jouppi, C Young, N Patil, D Patterson, G Agrawal, R Bajwa, S Bates, ... Proceedings of the 44th annual international symposium on computer …, 2017 | 4659 | 2017 |
| Tpu v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings N Jouppi, G Kurian, S Li, P Ma, R Nagarajan, L Nai, N Patil, ... Proceedings of the 50th Annual International Symposium on Computer …, 2023 | 20 | 2023 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 9,798,701, 2017 | 9 | 2017 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 9,805,001, 2017 | 7 | 2017 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 9,898,441, 2018 | 5 | 2018 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 9,880,976, 2018 | 5 | 2018 |
| Load balancing for memory channel controllers R Nagarajan, H Hariharan US Patent 11,222,258, 2022 | 3 | 2022 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 10,417,303, 2019 | 3 | 2019 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 10,719,575, 2020 | 2 | 2020 |
| Load balancing for memory channel controllers R Nagarajan, H Hariharan US Patent App. 17/563,509, 2022 | 1 | 2022 |
| Cooperative Instruction Prefetch on Multicore System R Nagarajan, C Leary, TM Vijayaraj, TJ Norrie US Patent App. 17/972,681, 2023 | | 2023 |
| Sparse SIMD Cross-lane Processing Unit R Nagarajan, S Subramanian, AC Jacob US Patent App. 17/972,663, 2023 | | 2023 |
| Programmable Accelerator for Data-Dependent, Irregular Operations R Nagarajan, S Subramanian, AC Jacob, C Leary, TJ Norrie, TM Vijayaraj, ... US Patent App. 17/981,617, 2023 | | 2023 |
| Accelerated embedding layer computations R Nagarajan, L Nai, G Kurian, H Hariharan US Patent 11,651,209, 2023 | | 2023 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent App. 17/842,420, 2022 | | 2022 |
| On-chip interconnect for memory channel controllers R Nagarajan, H Hariharan US Patent App. 17/707,849, 2022 | | 2022 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary US Patent 11,366,877, 2022 | | 2022 |
| aparelho de processamento de matriz R Narayanaswami, R Nagarajan, DH Woo, CD Leary | | 2018 |
| Matrix processing apparatus R Narayanaswami, R Nagarajan, DH Woo, CD Leary | | 2017 |
