Bertrand Le Gal
Bertrand Le Gal
Maitre de conférences, Université de Bordeaux
Adresse e-mail validée de - Page d'accueil
Citée par
Citée par
High-throughput multi-core LDPC decoders based on x86 processor
B Le Gal, C Jego
IEEE Transactions on Parallel and Distributed Systems 27 (5), 1373-1386, 2016
Multi-gb/s software decoding of polar codes
B Le Gal, C Leroux, C Jego
IEEE Transactions on Signal Processing 63 (2), 349-359, 2015
A high throughput efficient approach for decoding LDPC codes onto GPU devices
B Le Gal, C Jego, J Crenne
IEEE Embedded Systems Letters 6 (2), 29-32, 2014
Automatic low-cost IP watermarking technique based on output mark insertions
B Le Gal, L Bossuet
Design Automation for Embedded Systems 16 (2), 71-92, 2012
Dynamic memory access management for high-performance DSP applications using high-level synthesis
B Le Gal, E Casseau, S Huet
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (11 …, 2008
C-based rapid prototyping for digital signal processing
E Casseau, B Le Gal, P Bomel, C Jego, S Huet, E Martin
Proceedings of the European Signal Processing Conference, 1-4, 2005
Fast Converging ADMM-Penalized Algorithm for LDPC Decoding
I Debbabi, B Le Gal, N Khouja, F Tlili, C Jego
IEEE Communications Letters 20 (4), 648-651, 2016
High-level synthesis for the design of FPGA-based signal processing systems
E Casseau, B Le Gal
2009 International Symposium on Systems, Architectures, Modeling, and …, 2009
High-throughput LDPC decoder on low-power embedded processors
B Le Gal, C Jego
IEEE Communications Letters 19 (11), 1861-1864, 2015
Design of multi-mode application-specific cores based on high-level synthesis
E Casseau, B Le Gal
Integration 45 (1), 9-21, 2012
Lowering the error floor of turbo codes with CRC verification
T Tonnellier, C Leroux, B Le Gal, B Gadat, C Jego, N Van Wambeke
IEEE Wireless Communications Letters 5 (4), 404-407, 2016
FPGA based system for automatic cDNA microarray image processing
B Belean, M Borda, B Le Gal, R Terebes
Computerized Medical Imaging and Graphics 36 (5), 419-429, 2012
Word-length aware DSP hardware design flow based on High-Level Synthesis
B Le Gal, E Casseau
Journal of Signal Processing Systems 62 (3), 341-357, 2011
An efficient, portable and generic library for successive cancellation decoding of polar codes
A Cassagne, B Le Gal, C Leroux, O Aumage, D Barthou
Languages and Compilers for Parallel Computing, 303-317, 2015
Software polar decoder on an embedded processor
B Le Gal, C Leroux, C Jego
2014 IEEE Workshop on Signal Processing Systems (SiPS), 1-6, 2014
A Reconfigurable Multi-core Cryptoprocessor for Multi-channel Communication Systems
M Grand, L Bossuet, G Gogniat, B Le Gal, JP Delahaye, D Dallet
Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011 …, 2011
Assertion support in high-level synthesis design flow
A Ribon, B Le Gal, C Jégo, D Dallet
FDL 2011 Proceedings, 1-8, 2011
Beyond Gbps Turbo decoder on multi-core CPUs
A Cassagne, T Tonnellier, C Leroux, B Le Gal, O Aumage, D Barthou
Turbo Codes and Iterative Information Processing (ISTC), 2016 9th …, 2016
Multicore implementation of LDPC decoders based on ADMM algorithm
I Debbabi, N Khouja, F Tlili, B Le Gal, C Jego
2016 IEEE International Conference on Acoustics, Speech and Signal …, 2016
A flexible NISC-based LDPC decoder
B Le Gal, C Jego, C Leroux
IEEE Transactions on Signal Processing 62 (10), 2469-2479, 2014
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20