Seznec Andre
Seznec Andre
Adresse e-mail validée de - Page d'accueil
Citée par
Citée par
A case for two-way skewed-associative caches
A Seznec
ACM SIGARCH computer architecture news 21 (2), 169-178, 1993
Trading conflict and capacity aliasing in conditional branch predictors
P Michaud, A Seznec, R Uhlig
Proceedings of the 24th annual international symposium on Computer …, 1997
Design tradeoffs for the Alpha EV8 conditional branch predictor
A Seznec, S Felix, V Krishnan, Y Sazeides
ACM SIGARCH Computer Architecture News 30 (2), 295-306, 2002
A case for (partially)-tagged geometric history length predictors
A Seznec
Journal of InstructionLevel Parallelism, 2006
Analysis of the o-geometric history length branch predictor
A Seznec
32nd International Symposium on Computer Architecture (ISCA'05), 394-405, 2005
Improving cache behavior of dynamically allocated data structures
DN Truong, F Bodin, A Seznec
Proceedings. 1998 International Conference on Parallel Architectures and …, 1998
Multiple-block ahead branch predictors
A Seznec, S Jourdan, P Sainrat, P Michaud
ACM SIGPLAN Notices 31 (9), 116-127, 1996
Decoupled sectored caches: conciliating low tag implementation cost
A Seznec
Proceedings of the 21st annual international symposium on Computer …, 1994
Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream
T Lafage, A Seznec
Workload characterization of emerging computer applications, 145-163, 2001
Performance implications of single thread migration on a chip multi-core
T Constantinou, Y Sazeides, P Michaud, D Fetis, A Seznec
ACM SIGARCH Computer Architecture News 33 (4), 80-91, 2005
Tarantula: a vector extension to the alpha architecture
R Espasa, F Ardanaz, J Emer, S Felix, J Gago, R Gramunt, I Hernandez, ...
Proceedings 29th Annual International Symposium on Computer Architecture …, 2002
A 256 kbits l-tage branch predictor
A Seznec
Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second …, 2007
Data-flow prescheduling for large instruction windows in out-of-order processors
P Michaud, A Seznec
Proceedings HPCA Seventh International Symposium on High-Performance …, 2001
Zero-Content augmented caches
J Dusser, T Piquet, A Seznec
Practical and secure pcm systems by online detection of malicious write streams
MK Qureshi, A Seznec, LA Lastras, MM Franceschini
2011 IEEE 17th International symposium on high performance computer …, 2011
A new case for the TAGE branch predictor
A Seznec
Proceedings of the 44th Annual IEEE/ACM International Symposium on …, 2011
Skewed-associative caches
A Seznec, F Bodin
International Conference on Parallel Architectures and Languages Europe, 305-316, 1993
Performance upper bound analysis and optimization of SGEMM on Fermi and Kepler GPUs
J Lai, A Seznec
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation …, 2013
Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors
A Seznec, E Toullec, O Rochecouste
35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002 …, 2002
A study of thread migration in temperature-constrained multicores
P Michaud, A Seznec, D Fetis, Y Sazeides, T Constantinou
ACM Transactions on Architecture and Code Optimization (TACO) 4 (2), 9-es, 2007
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20