Seznec Andre

Citée par

	Toutes	Depuis 2018
Citations	6995	2024
indice h	48	27
indice i10	107	55

420

210

105

315

19941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202324 35 51 84 70 133 96 126 147 162 242 258 254 237 261 252 220 250 216 272 296 302 378 367 375 409 371 290 308 271

Accès public

Tout afficher

31 articles

2 articles

disponibles

non disponibles

Sur la base des exigences liées au financement

Coauteurs

Francois BodinUniversité de Rennes 1Adresse e-mail validée de irisa.fr
Erven RohouUniv Rennes, Inria, CNRS, IRISAAdresse e-mail validée de inria.fr
Arthur PeraisCNRSAdresse e-mail validée de univ-grenoble-alpes.fr
Yiannakis (Yanos) SazeidesUniversity of CyprusAdresse e-mail validée de cs.ucy.ac.cy
Michael O'BoyleProfessor of Computer Science, University of EdinburghAdresse e-mail validée de inf.ed.ac.uk
Pascal SainratProfessor in Computer Science, Traces-IRIT, Université Paul Sabatier - Toulouse IIIAdresse e-mail validée de irit.fr
Hans VandierendonckQueen's University Belfast, ProfessorAdresse e-mail validée de qub.ac.uk
Richard UhligUniversity of Michigan, Intel CorporationAdresse e-mail validée de intel.com
Joel EmerProfessor of the Practice, MIT - Sr. Distinguished Research Scientist, NvidiaAdresse e-mail validée de csail.mit.edu
Julio Hernandez-CastroProfessor of Computer Security, University of KentAdresse e-mail validée de kent.ac.uk
William JALBYProfessor of Computer UVSQ CTO ECRAdresse e-mail validée de uvsq.fr
Nicolas SendrierInriaAdresse e-mail validée de inria.fr
David A. WoodUniversity of Wisconsin, MadisonAdresse e-mail validée de cs.wisc.edu
Somayeh SardashtiUniversity of Wisconsin-MadisonAdresse e-mail validée de cs.wisc.edu
Jose Sierra (Camara)Northeastern UniverstiyAdresse e-mail validée de neu.edu
Henri-Pierre CharlesCEAAdresse e-mail validée de cea.fr
Michel BARRETEAUThales Research & Technology FranceAdresse e-mail validée de thalesgroup.com
Venkata KrishnanIntel CorpAdresse e-mail validée de intel.com
Rizos SakellariouUniversity of Manchester, Department of Computer ScienceAdresse e-mail validée de cs.man.ac.uk
Biswabandan PandaIIT BombayAdresse e-mail validée de iitb.ac.in

Suivre

Seznec Andre

INRIA/IRISA

Adresse e-mail validée de inria.fr - Page d'accueil

Computer Architecture


Titre Trier par citations Trier par année Trier par titre	Citée par Citée par	Année
A case for two-way skewed-associative caches A Seznec ACM SIGARCH computer architecture news 21 (2), 169-178, 1993	437	1993
A case for (partially) TAgged GEometric history length branch prediction A Seznec, P Michaud The Journal of Instruction-Level Parallelism 8, 23, 2006	287	2006
Trading conflict and capacity aliasing in conditional branch predictors P Michaud, A Seznec, R Uhlig Proceedings of the 24th annual international symposium on Computer …, 1997	279	1997
Design tradeoffs for the Alpha EV8 conditional branch predictor A Seznec, S Felix, V Krishnan, Y Sazeides ACM SIGARCH Computer Architecture News 30 (2), 295-306, 2002	277	2002
Decoupled sectored caches: conciliating low tag implementation cost A Seznec Proceedings of the 21st annual international symposium on Computer …, 1994	174	1994
Analysis of the o-geometric history length branch predictor A Seznec 32nd International Symposium on Computer Architecture (ISCA'05), 394-405, 2005	171	2005
A 256 kbits l-tage branch predictor A Seznec Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second …, 2007	169	2007
Zero-content augmented caches J Dusser, T Piquet, A Seznec Proceedings of the 23rd international conference on Supercomputing, 46-55, 2009	157	2009
Performance implications of single thread migration on a chip multi-core T Constantinou, Y Sazeides, P Michaud, D Fetis, A Seznec ACM SIGARCH Computer Architecture News 33 (4), 80-91, 2005	157	2005
Improving cache behavior of dynamically allocated data structures DN Truong, F Bodin, A Seznec Proceedings. 1998 International Conference on Parallel Architectures and …, 1998	155	1998
Multiple-block ahead branch predictors A Seznec, S Jourdan, P Sainrat, P Michaud ACM SIGPLAN Notices 31 (9), 116-127, 1996	152	1996
Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream T Lafage, A Seznec Workload characterization of emerging computer applications, 145-163, 2001	148	2001
Tarantula: A vector extension to the alpha architecture R Espasa, F Ardanaz, J Emer, S Felix, J Gago, R Gramunt, I Hernandez, ... ACM SIGARCH Computer Architecture News 30 (2), 281-292, 2002	147	2002
A new case for the tage branch predictor A Seznec Proceedings of the 44th Annual IEEE/ACM International Symposium on …, 2011	146	2011
Data-flow prescheduling for large instruction windows in out-of-order processors P Michaud, A Seznec Proceedings HPCA Seventh International Symposium on High-Performance …, 2001	138	2001
Performance upper bound analysis and optimization of SGEMM on Fermi and Kepler GPUs J Lai, A Seznec Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation …, 2013	120	2013
The strict avalanche criterion randomness test JCH Castro, JM Sierra, A Seznec, A Izquierdo, A Ribagorda Mathematics and Computers in Simulation 68 (1), 1-7, 2005	117	2005
Practical and secure pcm systems by online detection of malicious write streams MK Qureshi, A Seznec, LA Lastras, MM Franceschini 2011 IEEE 17th International symposium on high performance computer …, 2011	115	2011
Skewed-associative caches A Seznec, F Bodin PARLE'93 Parallel Architectures and Languages Europe: 5th International …, 1993	102	1993
Prediction-based superpage-friendly TLB designs MM Papadopoulou, X Tong, A Seznec, A Moshovos 2015 IEEE 21st International Symposium on High Performance Computer …, 2015	88	2015

Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.

Articles 1–20

Nombre de citations par an

Citations en double

Citations fusionnées

Ajouter les coauteursCoauteurs

Suivre

Citée par

Coauteurs