Michel BARRETEAU
Michel BARRETEAU
Adresse e-mail validée de thalesgroup.com
Titre
Citée par
Citée par
Année
OCEANS: Optimizing compilers for embedded applications
B Aarts, M Barreteau, F Bodin, P Brinkhaus, Z Chamski, HP Charles, ...
European Conference on Parallel Processing, 1351-1356, 1997
431997
An innovative compilation tool-chain for embedded multi-core architectures
M Torquati, M Vanneschi, M Amini, S Guelton, R Keryell, V Lanore, ...
Embedded World Conference (February 2012), 2012
182012
Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications
C Glitia, P Boulet, E Lenormand, M Barreteau
Journal of Systems Architecture 57 (9), 815-829, 2011
182011
OCEANS-Optimising Compilers for Embedded Applications⋆
M Barreteau, F Bodin, Z Chamski, HP Charles, C Eisenbeis, J Gurd, ...
European Conference on Parallel Processing, 1171-1175, 1999
151999
OCEANS: Optimising compilers for embedded applications
M Barreteau, F Bodin, P Brinkhaus, Z Chamski, HP Charles, C Eisenbeis, ...
European Conference on Parallel Processing, 1123-1130, 1998
111998
Automatic mapping of scans and reductions
M Barreteau, P Feautrier
High Performance Computing Symposium 95, 15, 1995
81995
A case study of design space exploration for embedded multimedia applications on SoCs
I Hurbain, C Ancourt, F Irigoin, M Barreteau, N Museux, F Pasquier
Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06 …, 2006
52006
Efficient mapping of interdependent scans
M Barreteau, P Feautrier
European Conference on Parallel Processing, 463-466, 1996
5*1996
The interplay of expansion and scheduling in paf
P Feautrier, JF Collard, M Barreteau, D Barthou, A Cohen, V Lefebvre
Technical Report 1998/6, PRiSM, U. of Versailles, 1988
51988
Repetitive Model Refactoring for Design Space Exploration of Intensive Signal Processing Applications
C Glitia, P Boulet, E Lenormand, M Barreteau
42009
PROMPT: a mapping environment for telecom applications on “system-on-a-chip”
M Barreteau, J Mattioli, T Grandpierre, C Lavarenne, Y Sorel, P Bonnot, ...
Proceedings of the 2000 international conference on Compilers, architecture …, 2000
42000
Disposable compress
S DiRoma, F Recchia
US Patent App. 10/120,717, 2003
32003
Method for optimizing the size of a data subset of a processing space for improved execution performance
R Barrere, P Brelet, M Barreteau, E Lenormand
US Patent 10,120,717, 2018
12018
Signal Processing: Radar
M Barreteau, C Cantini
Smart Multicore Embedded Systems, 125-138, 2014
12014
PROMPT: Placement Rapide Optimisé sur Machines Parallèles pour applications Télécoms
M Barreteau, J Jourdan, J Mattioli, C Ancourt, F Irigoin, T Grandpierre, ...
Workshop AAA sur l’adéquation algorithme architecture, 59-64, 2000
12000
SpearDE: Plateforme de développement de chaînes de parallélisation sur architectures distribuées hétérogènes
T Petrisor, E Lenormand, R Barrere, M Barreteau
1
IA de confiance: condition nécessaire pour le déploiement de l'IA dans les systèmes de défense
J Mattioli, F Terrier, L Cantat, J Chiaroni, M Barreteau, Y Bonhomme, ...
2020
Repetitive Model Refactoring for Design Space Exploration of Intensive Signal Processing Applications
CGPBE Lenormand, M Barreteau
2009
Elementary transformation analysis for Array-OL
O Labbani, P Feautrier, E Lenormand, M Barreteau
2009 IEEE/ACS International Conference on Computer Systems and Applications …, 2009
2009
Tool enhancements and gateways
M Barreteau, M Hännikäinen, D Alders, S Van Baelen, A Hovsepyan, ...
MARTES project report, 2007
2007
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20